


## 产品特性 FEATURES

芯片特征：NPNPN 五层结构的硅双向器件，过电压触发导通，电压一致性好，高可靠性，三层金属电极。

## 芯片电特性 CHIP ELECTRICAL CHARACTERISTICS (Tc=25°C)

参数 Parameter	测试条件 Test Conditions	最小值 Min.	典型值 Typ.	最大值 Max.	单位 Unit
不动作电压 $V_{RM}$	$I_{RM}=1\mu A$	6			V
最高限制电压 $V_{BO}$	1KV/ $\mu s$	7		14.9	V
通态电压 $V_{TM}$	$I_T=2.2A$			3	V
维持电流 $I_H$	10A, 10/1000 $\mu s$	10		50	mA
极间电容 C	2V, 1MHz			10	pF
转折电流 $I_s$				800	mA
脉冲突波测试 Surge pulse current	10/1000 $\mu s \pm 5$ Times				A
	2/10 $\mu s \pm 1$ Times				A
	8/20 $\mu s \pm 1$ Times				A
	10/700 $\mu s$	1500			V
结温	$T_j$	-55		125	°C

## 芯片信息确认 CHIP INFORMATION CONFIRM

芯片工艺 Wafer technique	内台面		 <p>The diagrams show a wafer with a central chip area. The wafer diameter is 4 inches (indicated by a square symbol) or 3 inches (indicated by a circle symbol). The chip thickness is 205 ± 15 μm. The chip size is 1.0 mm × 1.0 mm. The effective number of dies per wafer is 7069. The metal layers are Ti+Ni+Ag on both the front and back. The bond area is 710 μm × 710 μm. The wafer thickness is 1.0 mm and the chip thickness is 0.71 mm.</p>
圆片尺寸 Wafer Size	<input checked="" type="checkbox"/> $\Phi 4$ inch <input type="checkbox"/> $\Phi 3$ inch <input type="checkbox"/> 其它 Other _____		
芯片厚度 Chip Thickness	(205 ± 15) $\mu m$		
芯片尺寸 Chip Size	1.0mm × 1.0mm		
有效图形数 Effective number	7069 dies/wafer		
金属 Metal	正面 Front	Ti+Ni+Ag	
	背面 Back	Ti+Ni+Ag	
键合区面积 Bond Area	710 $\mu m$ * 710 $\mu m$		

### NOTICE

Leiditech reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to any product herein. Leiditech does not assume any liability arising out of the application or use of any product described herein.