## Features

- Planar chip junction.
- Fast response time, excellent clamping capability.
- Low incremental surge resistance.
- Typical failure mode is short for over-specified voltage or current.

## Typical Applications

TVS devices are ideal for the protection of I/O interfaces，$V_{CC}$ bus and other vulnerable circuits used in telecom，computer，industrial and consumer electronic applications.

## Electrical Characteristics of CP Test(Ta=25℃ unless otherwise noted)

| Part number | $V_{RWM}$ (V) | $V_{BR}$@$I_T$（V） | | $I_T$ (mA) | $I_R$@$V_{RWM}$ (μA) | **$V_{C\ Max}$ @$I_{PP}$(V) | **$I_{PP}$ (A) | Chip construction |
|---|---|---|---|---|---|---|---|---|
| | | Min | Max | | | | | |
| LM512ESDP50-0.45 | 12 | 13.5 | 16 | 1 | 0.5 | 20 | 50 | Fig.1、2 |

**(** Obtained by the assigned assembly type SOD-323 per 8/20μs waveform)**

## Physical Characteristics

| | |
|---|---|
| Wafer size | 5 inch |
| Wafer thickness | 200±20μm |
| Die size | 450μm*450μm<br>(scribe line included) |
| Scribe line width | 40μm typical |
| Front metallization | Al 4±1μm |
| Back metallization | Ag |
| Bonding area |  <br>Fig.1 |
| Die structure |  <br>Fig.2 |

NOTICE

Leiditech reserves the right to make modifications,enhancements,improvements,corrections or other changes without further notice to any product herein. Leiditech does not assume any liability arising out of the application or use of any product described herein.

Shanghai Leiditech Electronic Technology Co., Ltd.
Email: sale1@leiditech.com
Tel : +86- 021 50828806
Fax : +86- 021 50477059